Low-Power Radiation Tolerant 4GHz Bandwidth 16k Channel Spectrometer ASIC, Phase I





Completed Technology Project (2017 - 2017)

Project Introduction

Spectrometers currently employed or under development by NASA are based on a printed circuit board (PCB) including field programmable arrays (FPGAs) and a number of other discrete components. An application specific integrated circuit (ASIC) based spectrometer offers a great reduction in weight, volume and power consumption compared to the FPGA/PCB based implementation. This proposal aims to develop a radiation-hardened (RH) low-power (LP) polyphase spectrometer (PPS) ASIC. The proposed RH LP PPS ASIC aims to achieve a 4GHz bandwidth and 214 (16384) frequency bins. In order to implement the required functionality and meet the specifications while consuming below 2.5W of power, the proposed ASIC will include a state-ofthe-art ADC, a demultiplexer, a poly-phase filter bank, a windowing function, a fast-Fourier-transform core, a fast-Fourier-data analysis block, a data readout, a digital control unit and testing features. Tolerance to at least 4Mrads of total ionizing dose (TID) radiation and immunity to the single event effects (SEEs) will be achieved by employing radiation hardening by design, by layout, and by system techniques and also by applying an ultra-thin gate oxide technology for implementation. Low power consumption will be achieved by employing special multiplier-less-accumulators and multiplier-less-"butterflies". The power consumption will be further reduced by switching off the unused ASIC's blocks, down rating the clock frequency, eliminating unnecessary buffering and applying the 28nm CMOS technology. Phase I work will provide the proof of feasibility of implementing the proposed spectrometer ASIC. Phase II will result in the silicon proven ASIC's prototypes ready for commercialization in Phase III.

Primary U.S. Work Locations and Key Partners





Low-power Radiation Tolerant 4GHz Bandwidth 16k Channel Spectrometer ASIC, Phase I Briefing Chart Image

Table of Contents

Project Introduction	1
Primary U.S. Work Locations	
and Key Partners	1
Images	2
Organizational Responsibility	2
Project Management	2
Technology Maturity (TRL)	2
Technology Areas	3



Small Business Innovation Research/Small Business Tech Transfer

Low-Power Radiation Tolerant 4GHz Bandwidth 16k Channel Spectrometer ASIC, Phase I




Completed Technology Project (2017 - 2017)

Organizations Performing Work	Role	Туре	Location
Pacific Microchip	Lead	Industry	Culver City,
Corporation	Organization		California
Goddard Space Flight Center(GSFC)	Supporting	NASA	Greenbelt,
	Organization	Center	Maryland

Primary U.S. Work Locations	
California	Maryland

Images



Briefing Chart Image

Low-power Radiation Tolerant 4GHz Bandwidth 16k Channel Spectrometer ASIC, Phase I Briefing Chart Image (https://techport.nasa.gov/imag e/135429)

Organizational Responsibility

Responsible Mission Directorate:

Space Technology Mission Directorate (STMD)

Lead Organization:

Pacific Microchip Corporation

Responsible Program:

Small Business Innovation Research/Small Business Tech Transfer

Project Management

Program Director:

Jason L Kessler


Program Manager:

Carlos Torrez

Principal Investigator:

Aliaksandr Zhankevich

Technology Maturity (TRL)





Small Business Innovation Research/Small Business Tech Transfer

Low-Power Radiation Tolerant 4GHz Bandwidth 16k Channel Spectrometer ASIC, Phase I



Completed Technology Project (2017 - 2017)

Technology Areas

Primary:

- TX08 Sensors and Instruments
 - ☐ TX08.1 Remote Sensing Instruments/Sensors
 - ☐ TX08.1.4 Microwave, Millimeter-, and Submillimeter-Waves

